Component Type: kbuild config

Description: ARM errata: Cache maintenance by set/way operations can execute out of order

More info: The v7 ARM states that all cache and branch predictor maintenance operations that do not specify an address execute, relative to each other, in program order. However, because of this erratum, an L2 set/way cache maintenance operation can overtake an L1 set/way cache maintenance operation. This ERRATA only affected the Cortex-A7 and present in r0p2, r0p3, r0p4, r0p5.

Build project: Kconfig (Linux kconfig) (Path: arch\arm\Kconfig )

Other views: file explorer